


*FORM PTO-1390 OFFICE (REV 11-2000) TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. § 371		ATTORNEY'S DOCKET NUMBER <p style="text-align: center;">514842000100</p> U.S. APPLICATION NO. (If known, see 37 CFR 1.5) <p style="text-align: center;">09/936032 To Be Assigned</p>	
INTERNATIONAL APPLICATION NO.	INTERNATIONAL FILING DATE	PRIORITY DATE CLAIMED	
PCT/FR00/00573	March 8, 2000	March 9, 1999	
TITLE OF INVENTION			
LOGIC CIRCUIT PROTECTED AGAINST TRANSIENT DISTURBANCES			
APPLICANT(S) FOR DO/EO/US			
Michaël NICOLAIDIS			
Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:			
1. <input checked="" type="checkbox"/> This is a FIRST submission of items concerning a filing under 35 U.S.C. 371. 2. <input type="checkbox"/> This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371. 3. <input type="checkbox"/> This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (21) indicated below. 4. <input type="checkbox"/> The US has been elected by the expiration of 19 months from the priority date (PCT Article 31). 5. <input checked="" type="checkbox"/> A copy of the International Application as filed (35 U.S.C. 371(c)(2)) a. <input type="checkbox"/> is attached hereto (required only if not communicated by the International Bureau). b. <input checked="" type="checkbox"/> has been communicated by the International Bureau. c. <input type="checkbox"/> is not required, as the application was filed in the United States Receiving Office (RO/US). 6. <input checked="" type="checkbox"/> An English language translation of the International Application under PCT Article 19 (35 U.S.C. 371(c)(2)). a. <input checked="" type="checkbox"/> is attached hereto (24 pages). b. <input type="checkbox"/> has been previously submitted under 35 U.S.C. 154(d)(4). 7. <input checked="" type="checkbox"/> Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)). a. <input type="checkbox"/> are attached hereto (required only if not communicated by the International Bureau). b. <input checked="" type="checkbox"/> have been communicated by the International Bureau. c. <input type="checkbox"/> have not been made; however, the time limit for making such amendments has NOT expired. d. <input type="checkbox"/> have not been made and will not be made. 8. <input type="checkbox"/> An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)). 9. <input type="checkbox"/> An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)). 10. <input type="checkbox"/> An English language translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)). Items 11. to 16. below concern document(s) or information included: 11. <input type="checkbox"/> An Information Disclosure Statement under 37 CFR 1.97 and 1.98. 12. <input type="checkbox"/> An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included. 13. <input checked="" type="checkbox"/> A FIRST preliminary amendment (2 pages). 14. <input type="checkbox"/> A SECOND or SUBSEQUENT preliminary amendment. 15. <input type="checkbox"/> A substitute specification. 16. <input type="checkbox"/> A change of power of attorney and/or address letter. 17. <input type="checkbox"/> A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 - 1.825. 18. <input type="checkbox"/> A second copy of the published international application under 35 U.S.C. 154(d)(4). 19. <input type="checkbox"/> A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4). 20. <input checked="" type="checkbox"/> Other items or information: Seven (7) sheets of formal drawings, Application Data Sheet (2 pages), and Return Receipt Postcard.			
CERTIFICATE OF MAILING BY "EXPRESS MAIL"			
Express Mail Label No.: EL323830358US		Date of Deposit: September 7, 2001	
I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231.			
 Chase J. Trombella			

09/936032

518 Rec'd PCT/PTO 07 SEP 2001


PATENT
Docket No. 514842000100

CERTIFICATE OF MAILING BY "EXPRESS MAIL"

Express Mail Label No.: EL323830358US

Date of Deposit: September 7, 2001

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231.



Chase J. Trombella

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In the application of:

Michael NICOLAIDIS

Serial No.: To Be Assigned

Filing Date: Herewith

For: LOGIC CIRCUIT PROTECTED
AGAINST TRANSIENT
DISTURBANCES

Examiner: To Be Assigned

Group Art Unit: To Be Assigned

PRELIMINARY AMENDMENT

Box PCT
Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

The above-referenced application is being filed herewith under 35 U.S.C. §371.

Applicants wish to enter the following preliminary amendment to incorporate cross-reference to related applications.

AMENDMENTS

In the specification:

At page 1, after the title, please insert the following sentence.

09/936032-PTO

U.S. APPLICATION NO. To Be Assigned <div style="font-size: 2em; font-weight: bold; margin-left: 100px;">09/936032</div>		INTERNATIONAL APPLICATION NO. PCT/FR00/00573		ATTORNEY'S DOCKET NUMBER: 514842000100	
--	--	---	--	---	--

21. <input checked="" type="checkbox"/> The following fees are submitted: BASIC NATIONAL FEE (37 CFR 1.492(a)(1)-(5)): Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO.....\$1,000.00 International preliminary examination fee (37 CFR 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO.....\$860.00 International preliminary examination fee (37 CFR 1.482) not paid to USPTO but international search fee (37 CFR 1.445(a)(2)) paid to USPTO.....\$710.00 International preliminary examination fee (37 CFR 1.482) paid to USPTO but all claims did not satisfy provision of PCT Article 33(1)-(4)\$690.00 International preliminary examination fee (37 CFR 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4)\$100.00				CALCULATIONS PTO USE ONLY	
ENTER APPROPRIATE BASIC FEE AMOUNT =				\$860.00	
Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input checked="" type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(e)).				\$0	
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE	\$	
Total claims	10 - 20 =	0	x \$18.00	\$0	
Independent claims	4 - 3 =	1	x \$80.00	\$80.00	
			+ \$270.00	\$0	
MULTIPLE DEPENDENT CLAIM(S) (if applicable)					
TOTAL OF ABOVE CALCULATIONS =				\$940.00	
<input checked="" type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by 1/2.				\$470.00	
SUBTOTAL =				\$470.00	
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input checked="" type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(f)).				+	\$130.00
TOTAL NATIONAL FEE =				\$600.00	
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property				+	\$0
TOTAL FEES ENCLOSED =				\$0	
				Amount to be refunded:	
				charged:	\$600.00

a. ☐ A check in the amount of \$0 to cover the above fees is enclosed.

b. ☒ Please charge my **Deposit Account No. 03-1952** referencing docket no. 514842000100 in the amount of \$600.00 to cover the above fees. A duplicate copy of this sheet is enclosed.


c. ☒ The Commissioner is hereby authorized to charge any additional fees that may be required, or credit any overpayment to **Deposit Account No. 03-1952** referencing docket no. 514842000100.

d. ☐ Fees are to be charged to a credit card. **WARNING:** Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

Erwin J. Basinski
 Morrison & Foerster LLP
 425 Market Street
 San Francisco, California 94105-2482


 SIGNATURE
 Stephen C. Durant
 Registration No. (31,506)

-- This application is a 35 U.S.C. §371 filing of International Patent Application No. PCT/FR00/00573, filed March 8, 2000. This application claims priority benefit of French Patent Application No. 99/03027, filed March 9, 1999. --


Applicants make this Preliminary Amendment prior to examination and without prejudice or disclaimer of any excluded subject matter, and expressly reserve the right to pursue such subject matter in this application or in one or more continuing applications.

If a telephone call would further prosecution of this case, the Examiner is invited to call the undersigned at (415) 268-7000. In the unlikely event that the transmittal letter is separated from this document and the Patent Office determines that an extension and/or other relief is required, applicant petitions for any required relief including extensions of time and authorizes the Assistant Commissioner to charge the cost of such petitions and/or other fees due in connection with the filing of this document to Deposit Account No. 03-1952 referencing docket no. 514842000100. However, the Assistant Commissioner is not authorized to charge the cost of the issue fee to the Deposit Account.

Dated: September 7, 2001

Respectfully submitted,

By:



Stephen C. Durant
Registration No. 31,506

Morrison & Foerster LLP
425 Market Street
San Francisco, California 94105-2482
Telephone: (415) 268-7000
Facsimile: (415) 268-7522

7/pst/

LOGIC CIRCUIT PROTECTED AGAINST TRANSIENT DISTURBANCES

The present invention relates to digital circuits insensitized to external disturbances, especially to localized disturbances coming in particular from heavy ion bombardments.

Such a disturbance is likely to untimely switch the state of a memory point, and specific memory point structures must be adopted to overcome this disadvantage.

With past integrated circuit manufacturing technologies, a memory point was only likely to switch if the disturbance directly affected this memory point. For example, a heavy ion had to reach one of the transistors forming the memory point. Disturbances occurring outside of the memory points, that is, in combinatory logic circuits, had a very low probability of modifying the state of memory points. Indeed, such disturbances would translate as very short pulses, which would be practically filtered out by the high capacitances of the conductors. Even if such a disturbance caused a parasitic pulse reaching the input of a memory cell, this pulse had a low probability of modifying the state of the memory cell.

With recent technologies, the capacitances of conductors become smaller and smaller and the circuits, especially memory cells, react more and more rapidly, so that parasitic pulses caused by disturbances have sufficient durations to modify

09/936032 "0710"

the memory cell state if they occur in the vicinity of an edge of a clock which clocks the memory cells.

Thus, if it is desired to insensitize a digital circuit of recent technology to localized disturbances, it is not enough
5 to insensitize the memory points, but it must also be avoided for parasitic pulses that could be generated outside of the memory points to reach the memory points.

The generation of a parasitic pulse by a combinatory logic circuit can be considered as a mistake that could be
10 corrected by a conventional solution.

Fig. 1 illustrates a conventional solution that could be used to correct errors generated by a combinatory logic circuit. It is a triple-redundancy error-correcting circuit. A same combinatory logic circuit 10 is duplicated twice, respec-
15 tively at 11 and 12. The outputs of circuits 10 to 12 are provided to a majority vote circuit 14, which outputs the value which is provided by at least two of redundant circuits 10 to 12. The output of majority vote circuit 14 is thus error-free in case of a failure of at most one of redundant circuits 10 to 12, even
20 if this failure is permanent.

Of course, this solution triples the silicon surface area of the integrated circuit.

There are other solutions, which consist of generating error-correcting codes for the outputs of a circuit. When all the
25 outputs of a circuit are desired to be corrected, this solution is equivalent, in terms of surface area, to the triple redundancy of Fig. 1.

An object of the present invention is to provide a solution to remove at the output of a combinatory logic circuit
30 any parasitic pulse caused by a localized disturbance, while occupying a relatively small silicon surface area.

To achieve this object, the present invention provides a circuit protected against transient disturbances, including a combinatory logic circuit having at least one output; a circuit
35 for generating an error control code for said output; and a

memory element arranged at said output, controlled by the control code generation circuit to be transparent when the control code is correct, and to keep its state when the control code is incorrect.

5 According to an embodiment of the present invention, the error control code generation circuit includes a circuit for calculating a parity bit for said output and a circuit for checking the parity of the output and of the parity bit.

10 According to an embodiment of the present invention, the error control code generation circuit includes a duplicated logic circuit, said memory element being provided to be transparent when the outputs of the logic circuit and of the duplicated circuit are identical, and to keep its state when said outputs are different.

15 According to an embodiment of the present invention, the error control code generation circuit includes an element for delaying said output by a predetermined duration greater than the maximum duration of transient errors, said memory element being provided to be transparent when the outputs of the logic circuit
20 and of the delay element are identical, and to keep its state when said outputs are different.

 According to an embodiment of the present invention, said memory element is formed from a logic gate providing said output of the logic circuit, this logic gate including at least
25 two first transistors controlled by a signal of the logic circuit and at least two second transistors controlled by the corresponding signal of the duplicated circuit, each of the second transistors being connected in series with a respective one of the first transistors.

30 The present invention also provides a circuit protected against transient disturbances, including a combinatory logic circuit having at least one output connected to a first synchronization flip-flop rated by a clock, a second flip-flop connected to said output and rated by the clock delayed by a predetermined

duration, and a circuit for analyzing the outputs of the flip-flops.

According to an embodiment of the present invention, the analysis circuit indicates an error if the flip-flop outputs are different.

According to an embodiment of the present invention, the circuit includes a third flip-flop connected to said output and rated by the clock delayed by twice the predetermined duration, the analysis circuit being a majority vote circuit.

The present invention further provides a circuit protected against transient disturbances, including a combinatory logic circuit having at least one output connected to a first synchronization flip-flop rated by a clock, a second flip-flop rated by the clock and receiving said output delayed by a predetermined duration, and a circuit for analyzing the flip-flop outputs.

According to an embodiment of the present invention, the analysis circuit indicates an error if the flip-flop outputs are different.

According to an embodiment of the present invention, the circuit includes a third flip-flop rated by the clock and receiving said output delayed by twice the predetermined duration, the analysis circuit being a majority vote circuit.

The present invention further provides a circuit protected against transient disturbances, including three identical logic circuits. Each of the logic circuits is preceded by a two-input memory element respectively receiving the outputs of the two other logic circuits, each memory element being provided to be transparent when its two inputs are identical, and to keep its state when the two inputs are different.

According to an embodiment of the present invention, the logic circuits are inverters and the memory elements include, in series, two P-channel MOS transistors and two N-channel MOS transistors, a first one of the inputs of the memory element being connected to the gates of a first one of the P-channel MOS

transistors and of a first one of the N-channel MOS transistors, and the second input of the memory element being connected to the gates of the two other transistors.

The foregoing and other objects, features and advantages of the present invention, will be discussed in detail in the following non-limiting description of specific embodiments in connection with the accompanying drawings, wherein:

Fig. 1, previously described, illustrates a conventional solution for correcting errors generated by a failing circuit;

Fig. 2A schematically shows a first embodiment of a circuit according to the present invention enabling suppression of parasitic pulses generated by localized disturbances in a combinatory logic circuit;

Fig. 2B shows a timing diagram illustrating the operation of the circuit of Fig. 2A;

Figs. 3A and 3B show two examples of state-keeping elements used in the circuit of Fig. 2A;

Fig. 4 schematically shows a second embodiment of the circuits according to the present invention enabling suppression of parasitic pulses;

Fig. 5 shows an example of a state-keeping element used in the circuit of Fig. 4;

Figs. 6A, 6B, and 6C show other examples of state-keeping elements of the type used in the circuit of Fig. 4;

Fig. 7A schematically shows a third embodiment of a circuit according to the present invention enabling suppression of parasitic pulses;

Fig. 7B shows a timing diagram illustrating the operation of the circuit of Fig. 7A;

Fig. 8A shows an alternative to the embodiment of Fig. 7A;

Fig. 8B shows a timing diagram illustrating the operation of the circuit of Fig. 8A;

Fig. 9A shows a fourth embodiment of a circuit according to the present invention enabling suppression of parasitic pulses;

Fig. 9B shows a timing diagram illustrating the operation of the circuit of Fig. 9A;

Fig. 10A schematically shows a fifth embodiment of a circuit according to the present invention enabling suppression of parasitic pulses;

Fig. 10B shows a timing diagram illustrating the operation of the circuit of Fig. 10A;

Fig. 11 shows an application of the embodiment of Fig. 4 to an asynchronous loop;

Fig. 12 shows an improvement of the structure of Fig. 11;

Fig. 13 shows a simplification of the structure of Fig. 12;

Fig. 14 shows an application of the principle of Fig. 13 to a static memory cell; and

Fig. 15 shows a majority vote circuit formed from the structure of Fig. 14.

Several solutions are provided according to the present invention to suppress parasitic pulses generated by a combinatory logic circuit after a localized disturbance, for example due to a heavy ion bombardment. All these solutions, to reach particularly simple structures, exploit the fact that the parasitic pulses form transient, and not permanent, errors. The embodiments of the present invention thus avoid use of conventional solutions, with a triple redundancy or multiple error correction codes, intended to correct a permanent failure of a circuit.

Fig. 2A schematically shows a first embodiment of the present invention exploiting this feature. A combinatory logic circuit 10 is associated with a checking circuit 20 which provides an error control code P for the output A of logic circuit 10. Circuit 20 is for example a circuit which conventionally calculates a parity bit P for output A of logic circuit

10, with, of course, the possibility for output A to be multiple. At 22, parity bit P is combined by X-OR with output A of logic circuit 10, which provides an error signal E which is active when the parity is bad, that is, when output A or parity bit P
5 includes an error.

Error signal E and output A are provided to what will be called a "state-keeping" element 24. This actually is a memory element similar to a controlled transparency flip-flop, that is, having a first mode, selected when error signal E is inactive, where output A is transmitted as such to output S of element 24.
10 In a second mode, selected when error signal E is active, element 24 keeps the state of output A such as it was before activation of error signal E.

A flip-flop 26, conventionally provided to lock the output of logic circuit 10, receives output S of state-keeping element 24 instead of directly receiving output A of circuit 10. Flip-flop 26 is rated by a clock CK intended to make the output of circuit 10 synchronous with the outputs of other circuit. Flip-flop 26 is a register in the case where output A is multiple. This flip-flop or this register have, preferably, a
15 structure insensitive to localized disturbances.

Fig. 2B shows a timing diagram illustrating the operation of the circuit of Fig. 2A. At a time t_0 , when a first active edge of clock CK appears, output A of logic circuit 10 is at any state X. Error signal E being inactive, element 24 is in "transparent" mode and transmits state X on its output S. State X is locked in flip-flop 26. The output of flip-flop 26 being possibly fed back into logic circuit 10, this logic circuit generates a new output A after a delay t_c corresponding to the propagation time in the "critical path" of circuit 10.
25
30

At a time t_1 , output A of circuit 10 switches states, for example, switches to 0. The same occurs for output S of element 24, which is again set to the "transparent" mode by signal E.

At a time t_2 starts a parasitic pulse on output A, which ends at a time t_3 . Fig. 2B illustrates an unfavorable case where the parasitic pulse on signal A risks causing an untimely modification of the state of flip-flop 26. In this example, the end of the parasitic pulse coincides with the next active edge of clock CK, which edge causes the memorization in flip-flop 26 of the state of output S immediately preceding time t_3 . Now, error signal E becomes active for the duration t_p of the parasitic pulse, making element 24 "opaque" to the variation of signal A between times t_2 and t_3 . Accordingly, signal S does not switch states during the parasitic pulse and the flip-flop 26 memorizes a correct value.

A flip-flop only switches states if the new state has been presented long enough thereto before the corresponding active clock cycle, for a so-called initialization duration. In fact, a risk of memorizing an erroneous value by flip-flop 26 appears in a variation range of the position of the parasitic pulse, from a position where the end of the pulse precedes the active edge of clock CK by the initialization duration, to a position where the beginning of the pulse occurs at the time of the active edge of clock CK.

Further, given that state-keeping element 24 also is a memorization cell, the state that it must memorize must have been presented at least for one initialization time before the memorization order (activation of signal E). Thus, it is necessary for the duration separating times t_1 and t_2 to be longer than this initialization time. Further, it must also be guaranteed that an entire initialization time of element 24 has elapsed before or after the parasitic pulse between times t_1 and t_3 , this to be sure that element 24 takes account of the level outside of the pulse.

These constraints impose the choice of a minimum duration of the period of clock CK, equal to $t_c + 2t_{h24} + t_p + t_{h26}$, where t_c is the propagation time in the critical path of logic circuit 10, t_{h24} is the initialization time of element 24, t_p is

the maximum duration of a parasitic pulse, and t_{h26} is the initialization time of flip-flop 26. In some cases, especially if element 24 has a capacitive memorization effect, this period can be reduced by t_{h24} .

5 This solution thus requires, with respect to a normal logic circuit, increasing the clock period. Indeed, in a normal circuit, the clock period must only be greater than $t_c + t_{h26}$. However, due to this time redundancy, the circuit provides the same security level as a conventional triple-redundancy circuit
10 (Fig. 1) with a substantially lower hardware cost.

A state-keeping element 24 will generally be formed from logic gates providing the outputs of combinatory logic circuit 10 to flip-flops 26.

15 Figs. 3A and 3B show two examples of state-keeping elements performing a two-input NAND function. Both inputs a and b will be provided to an AND gate 30 having its output connected to a first input of a NOR gate 32. An XOR gate 22', equivalent to XOR gate 22 of Fig. 2A, receives inputs a and b, as well as parity bit P. Output E of gate 22' is provided to a second input
20 of NOR gate 32 and to a first input of an AND gate 34. The outputs of gates 32 and 34 are provided to an OR gate 36, which provides output S of the state-keeping element, which output is looped back on a second input of AND gate 34.

When there is no parity error, signal E is at zero.
25 Then, the output of AND gate 30 is inverted by NOR gate 32 and transmitted to output S by OR gate 36.

In case of a parity error, signal E is at 1, causing a memorization of the state of output S in a memory point formed by gates 34 and 36.

30 The circuit of Fig. 3A requires four gates to perform the function of a single gate.

Fig. 3B shows a solution requiring less hardware to form a state-keeping element performing a NAND function. Input signals a and b are provided to the two inputs of a NAND gate 38
35 having its output connected to a capacitor C via a switch K.

Switch K is controlled by error signal E provided by XOR gate 22'.

When error signal E is inactive, switch K is closed and capacitor C charges to the level provided by gate 38. When error
 5 signal E is activated, switch K is open, but the state of output S of the element is kept by capacitor C for the duration of the parasitic pulse. It should be noted that capacitor C can be formed by the mere capacitance of output line S.

State-keeping elements performing other logic functions
 10 may be formed by those skilled in the art. For example, to perform the identity function while using the solution of Fig. 3B, the single input signal is directly provided to switch K.

The embodiment of Fig. 2A has the disadvantage, especially if the number of outputs A of logic circuit 10 is large,
 15 that XOR gate 22, with several inputs, reacts with a significant delay to activate error signal E. This results in that a portion of the beginning of the parasitic pulse is transmitted to output S. However, in most cases, the duration of this pulse portion will be smaller than the initialization time of flip-flop 26 and
 20 accordingly does not affect its state.

Fig. 4 shows an embodiment avoiding this disadvantage.

Combinatory logic circuit 10 is duplicated once at 11. Output A of circuit 10 and duplicated output A* of circuit 11 are provided to a state-keeping element 24' which transmits on its
 25 output S the state of its input A or A* when inputs A and A* are identical and which keeps its state when inputs A and A* become different.

The operation of this circuit is similar to that of Fig. 2A, considering that a condition where inputs A and A* are
 30 different corresponds to the activation of error signal E in Fig. 2B.

Fig. 5 shows a state-keeping element 24' of the circuit of Fig. 4 implementing a two-input AND function. Inputs a and b are provided to an AND gate 50 having its output provided to a
 35 first input of an AND gate 52 and to a first input of an OR gate

05946534.0340

54. Duplicated inputs a^* and b^* are provided to an AND gate 56 having its output connected to the second input of gate 52 and to the second input of gate 54. The outputs of gates 52 and 54 are respectively connected to gates 36 and 34 similar to gates 36 and 34 of Fig. 3A.

It should be noted that gates 34, 36, 52, and 54 form a state-keeping element having the logic "identity" function. To create any logic function, it is enough to connect two gates, each conventionally implementing this function, to gates 52 and 54.

According to another embodiment, the state-keeping elements are formed based on the internal structure of conventional logic gates. For this purpose, two series-connected transistors are provided for each transistor normally required in the conventional gate. The two transistors are controlled to be turned off at the same time, so that, if one of them turns on due to a disturbance, the second, remaining off, prevents any untimely current flow. Such a configuration is particularly well adapted to a structure of the type of that in Fig. 4, including two redundant logic circuits. Indeed, the two transistors of the series association are then respectively controlled by a signal and by its duplicated signal.

Fig. 6A shows a state-keeping element according to this principle having an inverter function. Output S of the circuit is connected to a high voltage via two P-channel MOS transistors in series, MP1 and MP2. Output S is also connected to a low voltage by two N-channel MOS transistors in series MN1 and MN2. A first one of the two P-channel MOS transistors and a first one of the two N-channel MOS transistors are controlled by a normal signal a while the remaining transistors are controlled by the duplicated signal a^* .

If signals a and a^* are equal, which corresponds to a normal operation, the two MP transistors or the two MN transistors are on and force output S to the corresponding voltage to perform the inverter function.

If signals a and a^* are different, at least one of transistors MP and at least one of transistors MN is off, whereby output S is floating and keeps its preceding level by capacitive effect.

Fig. 6B shows a state-keeping element performing a NOR function. Its output S is connected to a high voltage via four P-channel MOS transistors in series, respectively controlled by the normal input signals a and b and their duplicated signals a^* and b^* . Output S is also connected to a low voltage via two series associations of N-channel MOS transistors, one of them including two transistors respectively controlled by signals a and a^* , the other including two transistors respectively controlled by signals b and b^* .

Fig. 6C shows a state-keeping element performing a NAND function. Output S is connected to the low voltage via four N-channel MOS transistors in series respectively controlled by signals a and b and their duplicated signals a^* and b^* . Output S is also connected to the high voltage via two series associations of P-channel MOS transistors, the first one including two transistors respectively controlled by signals a and a^* , and the second one including two transistors respectively controlled by signals b and b^* .

The elements of Figs. 6B and 6C operate according to the principle described in relation with Fig. 6A. More generally, this principle of arranging duplicated transistors in series applies to any logic gate.

The circuit of Fig. 6A can be used as a dynamic memory cell insensitive to disturbances. For this purpose, the cell state is stored redundantly on both inputs a and a^* by capacitive effect. If one of the inputs is disturbed, output S keeps its preceding state by capacitive effect, until the cell refreshment restoring the correct state of the disturbed input. This principle also applies to any state-keeping element (Figs. 3A, 3B, 5, 6B, 6C). For this purpose, it is enough to use a storage element (capacitor, static memory) on the inputs of the state-keeping

element, and to lock the values provided by output A of circuit 10 and by the output of the error-checking circuit (20, 11).

Other state-keeping elements may also be used, such as a specific storage element described in "Upset Hardened Memory Design for Submicron CMOS Technology", 33rd International Nuclear and Space Radiation Effects Conference, July 1996, Indian Wells, California, by T. Calin, M. Nicolaidis, R. Velazco.

Fig. 7A shows a third embodiment of a combinatory circuit according to the present invention, insensitive to localized disturbances. It includes a single logic combinatory circuit 10. The suppressing of parasitic pulses is exclusively obtained by means of a time redundancy, conversely to the preceding embodiment combining the time and hardware redundancy. Output A of circuit 10 is provided to three flip-flops 70, 71, and 72 respectively rated by clock CK, by clock CK delayed by a duration δ , and by clock CK delayed by a duration 2δ . Outputs S1, S2, and S3 of these flip-flops are provided to a majority vote circuit 74 which provides corrected output S.

Fig. 7B shows a timing diagram illustrating the operation of the circuit of Fig. 7A. This timing diagram show, in the form of vertical bars, the active edges of clock signals CK, CK+ δ , and CK+ 2δ . It is assumed that signal A exhibits a parasitic pulse overlapping the first edge of clock CK, occurring at a time t_0 . Flip-flop 70, activated at time t_0 , erroneously stores the state of the parasitic pulse.

At a time t_2 , signal A switches normally to 1. This transition occurs one time interval t_c after a time t_1 of occurrence of the last edge of clock CK+ 2δ . Time t_c is the propagation time through vote circuit 74 and logic circuit 10.

At times t_3 , t_4 , and t_5 , state 1 of signal A is sampled by the next respective edges of clocks CK, CK+ δ and CK+ 2δ . Signal S1 remains at 1 while signals S2 and S3 switch to 1, respectively at times t_3 , t_4 and t_5 .

One time interval t_c after time t_5 , signal A switches to 0. As a result, at the next edges of clocks CK, CK+ δ and CK+2 δ , signals S1, S2, and S3 successively switch to 0.

Output S of vote circuit 74 is at 1 when at least two of signals S1, S2, and S3 are at 1. This case occurs from time t_4 , while signal S2 is at 1.

It should be noted that the circuit of Fig. 7A does not switch to 1 at time t_0 when the parasitic pulse occurs, but correctly switches to 1 at time t_4 as a response to a normal switching to 1 of signal A.

For this embodiment to operate properly, the parasitic pulse must be sampled by a single one of clocks CK, CK+ δ , and CK+2 δ . The maximum duration t_p of the parasitic pulses may for this purpose reach value $\delta - t_h$, where t_h is the initialization time of flip-flops 70 to 72. Thus, it is chosen to have $\delta = t_p + t_h$. Further, the clock period must be chosen to be at least equal to $t_c + 2\delta + t_h$, which time corresponds to the maximum propagation time from the inputs of circuit 10 to output S.

Fig. 8A shows an alternative to the embodiment of Fig. 7A. In this drawing, same elements as in Fig. 7A are designated with same references. Instead of rating flip-flops 70 to 72 with clocks delayed with respect to one another, these flip-flops are rated by the same clock CK. However, signal A is provided to two delay lines in cascade 80 and 81, each introducing a delay δ . Signal A is directly provided to flip-flop 70, output A2 of delay line 80 is provided to flip-flop 71, and output A3 of delay line 81 is provided to flip-flop 72.

Fig. 8B shows a timing diagram illustrating the operation of the circuit of Fig. 8A. At a time t_0 occurs the first edge of clock CK. It is assumed that signal A exhibits a parasitic pulse overlapping this edge. As a result, signal S1 switches to one at this time t_0 . Signals A2 and A3 exhibit the same parasitic pulse, but shifted respectively by δ and 2δ with respect to time t_0 .

Delay δ is chosen to be greater than duration $t_p + t_h$, where t_p is the maximum duration of a parasitic pulse and t_h is the initialization time of flip-flops 70 to 72. It is thus ensured, in the example of Fig. 8B, that the parasitic pulse of
 5 signal A2 is not sampled at time t_0 . As a result, the value of signal S2, and a fortiori of signal S3, remains correct (here, equal to 0).

At time t_1 occurs the next edge of clock CK. Signals A to A3 are sampled while they are at 0. As a result, signal S1
 10 switches to 0 and signals S2 and S3 remain at 0.

At a time t_2 , between time t_1 and the next edge of clock CK occurring at a time t_3 , signal A switches normally to 1 during a clock period. The duration separating times t_1 and t_2 corresponds to propagation time t_c in the critical path of
 15 circuit 10 and in vote circuit 74. In the example shown, delay t_c is such that the corresponding rising edge of signals A2 and A3 occurs still before time t_3 .

Thus, at time t_3 , signals A, A2, and A3 are sampled while they are at 1. Signals S1, S2, and S3 switch to 1. Signals
 20 S1, S2, and S3 remain at 1 until the next edge of the clock signal occurring at a time t_4 . At this time t_4 , signals A, A2, and A3 are switched to 0. As a result, signals S1, S2, and S3 switch to 0.

Signal S has a correct shape in remaining at 0 between
 25 times t_0 and t_1 , and in switching to 1 between times t_3 and t_4 , while signals S1, S2, and S3 are all three at 1.

The correct operation illustrated in Fig. 8B is obtained provided that the minimum value of the clock period is equal to $t_c + 2\delta + t_h$.

Fig. 9A schematically shows a fourth embodiment of a circuit according to the present invention enabling suppressing parasitic pulses. A state-keeping element 24' of the type of that
 30 in Fig. 4, provided to operate with duplicated signals, is here used. This element receives output A of logic circuit 10 and this same output is delayed by a delay line 90 introducing a delay δ .
 35

The signal provided by delay line 90 forms duplicated signal A*. Output S of element 24' is provided to a flip-flop 26.

Fig. 9B shows a timing diagram illustrating the operation of the circuit of Fig. 9A. As in the preceding examples, signal A exhibits a parasitic pulse overlapping a first edge of clock CK occurring at a time t_0 .

At a time t_1 , before the next rising edge of clock CK occurring at a time t_3 , signal A switches to 1. Times t_0 and t_1 are distant by propagation time t_c in the critical path of circuit 10.

At a time t_2 , also occurring before time t_3 , delayed signal A* switches to 1.

Signals A and A* remain at 1 for one clock period and switch to 0 at respective times t_4 and t_5 before the next clock edge occurring at time t_6 .

Signal S provided by state-keeping circuit 24' only switches state at the time when signals A and A* become equal. This only occurs at time t_2 when signal A* switches to 1 while signal A already is at 1, and at time t_5 when signal A* switches to 0 while signal A already is at 0 (the propagation time of element 24' is here neglected for clarity reasons).

Thus, signal S is at 1 between times t_2 and t_5 . This state 1 is sampled by flip-flop 26 at time t_3 , and corresponds to the state to be effectively sampled in signal A.

The operation of this circuit is correct if the clock period is at least equal to $t_c + \delta + 2t_{24'} + t_p + t_h$, where $t_{24'}$ is the propagation time in element 24' and t_h is the initialization time of flip-flop 26. Value δ must be chosen to be greater than $t_p - t_{24'}$.

Fig. 10A schematically shows a fifth embodiment of the circuit according to the present invention, enabling simple detection of an error due to a parasitic pulse. Output A of logic circuit 10 is provided to two flip-flops 92 and 93, one being rated by clock CK and the other one by the clock delayed by a duration δ . As an alternative, flip-flop 92 can be controlled by

an edge or level of a first type (rising or falling - high or low) of a clock CK, while flip-flop 93 is controlled by an edge or level of the opposite type of the same clock (falling or rising edge - low or high). Outputs S1 and S2 of these flip-flops are provided to a comparator 95, the output of which is provided to a flip-flop 97. Flip-flop 97 is rated by a clock $CK+\delta+\epsilon$, slightly delayed with respect to signal $CK+\delta$. Flip-flop 93 is here used to synchronize signal A and its output S2 may be looped back onto the inputs of logic circuit 10.

Fig. 10B shows a timing diagram illustrating the operation of the circuit of Fig. 10A. As in the preceding example, a parasitic pulse occurs in signal A overlapping an edge of signal CK occurring at a time t_0 . As a result, signal S1 switches to 1. However, flip-flop 93 does not sample signal A yet and its output S2 remains unchanged (at 0). Comparator 95 does not indicate an inequality of signals S1 and S2 yet, and signal ERR indicates no error by a state 0.

At a time t_1 occurs the next edge of clock $CK+\delta$, after the parasitic pulse in signal A. Signal S2 remains unchanged.

At a time t_2 , one duration ϵ after the first edge of signal $CK+\delta$, occurs the next edge of clock $CK+\delta+\epsilon$, which edge causes the sampling of the comparator output by flip-flop 97. Signals S1 and S2 being different, error signal ERR is activated.

At a time t_3 , one interval t_c after time t_1 , signal A normally switches to 1. This state 1 is sampled by clock CK at a time t_4 . Signal S1 remains at 1.

At a time t_5 occurs the next edge of clock $CK+\delta$, which samples signal A while said signal still is at 1. Signal S2 switches to 1. Signal A will switch to 0 after propagation interval t_c .

At a time t_6 occurs the next edge of clock $CK+\delta+\epsilon$, which samples the output of comparator 95. Signals S1 and S2 being at the same state, error signal ERR is deactivated.

At a time t_7 occurs the next edge of clock CK, which samples signal A while said signal is at 0. Signal S1 switches to 0.

At a time t_8 occurs the next edge of clock $CK+\delta$, which samples signal A while said signal is at 0. As a result, signal S2 switches to 0.

The clock period must be chosen to be at least equal to $t_c + t_h + \delta$, duration δ being at least equal to duration $t_p + t_h$.

According to an alternative, not shown, of the circuit of Fig. 10A, output S1 is exploited. Then, it must be ascertained that a transition of output S1 is not propagated towards output A before the next edge of clock $CK+\delta$. In other words, propagation time t_c must be longer than δ . In this case, the clock period will be equal to $t_c + t_h$, that is, equal to the clock period of the conventional circuit with no protection against transient errors.

The error signal provided by the circuit of Fig. 10A may be exploited in various ways to correct the detected error. This error signal may for example trigger an operation resumption, for example, the repeating of a last "instruction" executed by the system.

It may also be used to correct a synchronization error due to the use of too fast a clock. In case of an error, a resumption is triggered and the clock frequency is reduced during the resumption. This is particularly advantageous in the case of the alternative exploiting output S1, in which the circuit operates at the speed of the conventional circuit.

According to another alternative, not shown, of the circuit of Fig. 10A, flip-flops 92 and 93 are rated by the same clock CK and one of them receives signal A delayed by duration δ .

Many digital circuit form asynchronous loops, that is, their outputs are directly looped back onto their inputs, without passing through a synchronization flip-flop. Static memory cells are an example of this. Such circuits are likely to memorize a

0936032 03440

state and are thus sensitive to disturbances risking to switch this state.

Fig. 11 shows an arrangement according to the present invention to protect such a circuit, using the duplication principle of Fig. 4. The output of a logic circuit 10 and the output of a duplicated logic circuit 11 are respectively connected to the two inputs of a first state-keeping element 24a and of a second state-keeping element 24b, both of the type of that in Fig. 4. The output of element 24a is looped back on circuit 10, while the output of element 24b is looped back on circuit 11. It is necessary to use two state-keeping elements, since if a single one was used, with its output looped back on both circuits 10 and 11, a disturbance in the element would be transmitted to the two duplicated circuits, causing the same error in both circuits. This error condition would not be corrected.

The structure of Fig. 11 is however sensitive to a disturbance occurring on the output of one of the state-keeping elements. If the propagation time in the involved circuit 10 or 11 is shorter than the duration of the disturbance, the delayed disturbance arrives onto the input of the state-keeping element before the disturbance has disappeared on its output. As a result, the element tends to keep the erroneous state affected by the disturbance.

Fig. 12 shows a structure avoiding this problem. Circuit 10 and its duplicated circuit 11 are each divided up into two portions, 10a and 10b for circuit 10, and 11a and 11b for circuit 11. Between the two portions of each circuit, an additional state-keeping element 24c is inserted between portions 10a and 10b, and an element 24d is inserted between portions 11a and 11b, elements 24c and 24d being connected in the same way as elements 24a and 24b.

Fig. 13 shows a simplification of the structure of Fig. 12, made possible if portions 10a, 10b and their duplicated portions have the same logic function and receive the same

inputs. As compared to Fig. 12, circuit 11b and element 24d have been omitted. State-keeping elements 24a and 24b respectively receive the output of circuit 11a and the output of circuit 10a instead of the output of circuit 11b of Fig. 12.

Fig. 14 shows an application of the principle of Fig. 13 to form a static memory cell. State-keeping elements 24a, 24b and 24c are state-keeping inverters of the type in Fig. 6A. Circuit portions 10a, 11a, and 10b are conventional inverters. A state-keeping inverter followed by a conventional inverter have an identity function. This ensures that elements 24a, 24b, and 24c receive identical input values, which is also valid for inverters 10a, 11a, and 10b.

The memory cell thus obtained is insensitive to disturbances, in static operation as well as in dynamic operation.

Fig. 15 shows an alternative of the cell of Fig. 14. A P-channel MOS transistor controlled by a clock signal CK has been inserted in series with each of the P-channel MOS transistor pairs. An N-channel MOS transistor controlled by the complement of clock signal CK has been inserted in series with each of the N-channel MOS transistor pairs. These transistors suppress cell switching current surges.

Further, Fig. 15 shows an application of the structure of Fig. 14 to a vote circuit usable in the circuits of Figs. 7A and 8A. For this purpose, with respect to Fig. 14, the access transistors have been omitted. The three input signals S1, S2, and S3 of the vote circuit are applied to the inverter inputs.

A vote circuit which is used to memorize the result of the vote in a way insensitive to disturbances is thus obtained. If this vote circuit is used in Figs. 7A and 8A, flip-flops 70 to 72, which come before the vote circuit, are mere controlled-transparency flip-flops.

A conventional memory cell controlled by a clock signal may further be connected to each of inputs S1, S2, and S3. A master-slave flip-flop is thus formed.

In the foregoing description, the case where flip-flops sensitive to transitions are used to lock the output states of a logic circuit has been considered. The present invention also applies to flip-flops sensitive to states (controlled-transparency flip-flops).

5

2011-03-09 10:00:00

CLAIMS

1. A circuit protected against transient disturbances, including a combinatory logic circuit (10) having at least one output (A), characterized in that it includes:

a circuit (20, 11) for generating an error control code
5 for said output; and

a memory element (24, 24') arranged at said output, controlled by the control code generation circuit to be transparent when the control code is correct, and to keep its state when the control code is incorrect.

10 2. The protected circuit of claim 1, characterized
in that the error control code generation circuit includes a
circuit (20) for calculating a parity bit (P) for said output (A)
and a circuit (22) for checking the parity of the output and of
the parity bit.

15 3. The protected circuit of claim 1, characterized
in that the error control code generation circuit includes a
duplicated logic circuit (11), said memory element (24') being
provided to be transparent when the outputs of the logic circuit
(10) and of the duplicated circuit (11) are identical, and to
20 keep its state when said outputs are different.

4. The protected circuit of claim 1, characterized in that the error control code generation circuit includes an element (90) for delaying said output by a predetermined duration greater than the maximum duration of transient errors, said memory element (24') being provided to be transparent when the outputs of the logic circuit and of the delay element are identical, and to keep its state when said outputs are different.

5. The protected circuit of claim 3, characterized in that said memory element (24') is formed from a logic gate providing said output of the logic circuit, this logic gate including at least two first transistors (MN1, MP2) controlled by a signal (a) of the logic circuit and at least two second transistors (MP1, MN2) controlled by the corresponding signal (a*) of the duplicated circuit, each of the second transistors

being connected in series with a respective one of the first transistors.

6. A circuit protected against transient disturbances, including a combinatory logic circuit (10) having at least one output (A) connected to a first synchronization flip-flop (70, 92) rated by a clock (CK), characterized in that it includes a second flip-flop (71, 93) connected to said output and rated by the clock delayed by a predetermined duration (δ), and a circuit (74, 95) for analyzing the outputs of the flip-flops, and in that the analysis circuit (95) indicates an error if the flip-flop outputs are different.

7. The protected circuit of claim 6, characterized in that the second flip-flop (93) is controlled by the same clock as the first flip-flop, but by a different edge or level of this clock.

8. A circuit protected against transient disturbances, including a combinatory logic circuit (10) having at least one output (A) connected to a first synchronization flip-flop (70) rated by a clock (CK), characterized in that it includes a second flip-flop (71) rated by the clock and receiving said output delayed by a predetermined duration (δ), and a circuit (74) for analyzing the flip-flop outputs, and in that the analysis circuit indicates an error if the flip-flop outputs are different.

9. A circuit protected against transient disturbances, including three identical logic circuits (10a, 11a, 10b), characterized in that each of the logic circuits is preceded by a two-input memory element (24a, 24b, 24c) respectively receiving the outputs of the two other logic circuits, each memory element being provided to be transparent when its two inputs are identical, and to keep its state when the two inputs are different.

10. The protected circuit of claim 9, characterized in that the logic circuits are inverters and the memory elements include, in series, two P-channel MOS transistors and two N-channel MOS transistors, a first one of the inputs of the memory

© 2006 Blackwell Publishing Ltd *Journal of Internal Medicine* 260: 103–110



DEMANDE INTERNATIONALE PUBLIÉE EN VERTU DU TRAITE DE COOPERATION EN MATIÈRE DE BREVETS (PCT)

(51) Classification internationale des brevets ⁷ :

H03K 19/003

A1

(11) Numéro de publication internationale:

WO 00/54410

(43) Date de publication internationale: 14 septembre 2000 (14.09.00)

(21) Numéro de la demande internationale: PCT/FR00/00573

(22) Date de dépôt international: 8 mars 2000 (08.03.00)

(30) Données relatives à la priorité:

99/03027

9 mars 1999 (09.03.99)

FR

(71) Déposants (pour tous les Etats désignés sauf US): UNIVERSITE JOSEPH FOURIER [FR/FR]; 621, avenue Centrale, Boîte postale 53, F-38041 Grenoble Cedex 9 (FR). CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE [FR/FR]; 3, rue Michel Ange, F-75794 Paris Cedex 16 (FR).

(72) Inventeur; et

(75) Inventeur/Déposant (US seulement): NICOLAIDIS, Michaël [FR/FR]; 15 bis, rue du Vercors, F-38120 Saint Egrève (FR).

(74) Mandataire: DE BEAUMONT, Michel; Cabinet Conseil, 1, rue Champollion, F-38000 Grenoble (FR).

(81) Etats désignés: CA, JP, US, brevet européen (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Publiée


Avec rapport de recherche internationale.

(54) Title: LOGIC CIRCUIT PROTECTED AGAINST TRANSITORY PERTURBATIONS

(54) Titre: CIRCUIT LOGIQUE PROTEGE CONTRE DES PERTURBATIONS TRANSITOIRES

(57) Abstract

The invention concerns a circuit protected against transitory perturbations, comprising a combinatorial logic circuit (10) having at least an output (A); a circuit (20) generating an error control code for said output, and a storage element (24) provided at said output, controlled by the circuit generating a control code to be transparent when the control code is correct, and to maintain its status when the control is incorrect.



(57) Abrégé

L'invention concerne un circuit protégé contre des perturbations transitoires, comprenant un circuit logique combinatoire (10) ayant au moins une sortie (A); un circuit (20) de génération d'un code de contrôle d'erreurs pour ladite sortie; et un élément mémoire (24) disposé à ladite

sortie, commandé par le circuit de génération de code de contrôle pour être transparent lorsque le code de contrôle est correct, et pour conserver son état lorsque le code de contrôle est incorrect.

10 ... COMBINATORIAL LOGIC CIRCUIT 1
20 ... VERIFICATION CIRCUIT GENERATING PARITY BITS
24 ... STORAGE ELEMENT (MAINTAINING STATUS)
26 ... DELAY
A ... LOGIC CIRCUIT OUTPUT
P ... PARITY BIT
E ... ERROR SIGNAL
S ... OUTPUT




Fig 1




Fig 2A




Fig 2B




Fig 3A




Fig 3B




Fig 4




Fig 5




Fig 6A




Fig 6B




Fig 6C




Fig 7A




Fig 7B

09/936032_0310




Fig 8A








Fig 8B






Fig 11




Fig 12




Fig 13

Title: LOGIC CIRCUIT PROTECTED AGAINST ET AL.

Inventor: Michaël NICOLAIDIS

Application No.: To Be Assigned

Docket No.: 514842000100

Sheet 7 of 7




Fig 14




Fig 15



PATENT

DECLARATION FOR UTILITY PATENT APPLICATION

AS A BELOW-NAMED INVENTOR, I HEREBY DECLARE THAT:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole/joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: **LOGIC CIRCUIT PROTECTED AGAINST TRANSIENT DISTURBANCES**, the specification of which is attached hereto unless the following box is checked:

☒ was filed on as United States Application Serial No. ~~XXXXXX~~ 09/936,032 on ~~7~~ SEPTEMBER 2001

I HEREBY STATE THAT I HAVE REVIEWED AND UNDERSTAND THE CONTENTS OF THE ABOVE-IDENTIFIED SPECIFICATION, INCLUDING THE CLAIMS, AS AMENDED BY ANY AMENDMENT REFERRED TO ABOVE.

I acknowledge the duty to disclose information which is material to the patentability as defined in 37 C.F.R. § 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed:

Application No.	Country	Date of Filing (day/month/year)	Priority Claimed?
PCT/FR00/00573	PCT	8 MARCH 2000	<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No
99/03027	FRANCE	9 MARCH 1999	<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No

I hereby claim benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below:


Application Serial No.	Filing Date

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. § 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application.

Application Serial No.	Filing Date	Status
		<input type="checkbox"/> Patented <input type="checkbox"/> Pending <input type="checkbox"/> Abandoned

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under § 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

100
28-1-222
Date


Name: NICOLAIDIS Michael
Residence: 38120 SAINT EGREVE, FRANCE
Citizenship: French
Post Office Address: 15 bis, Rue du Vercors

FRX

Date

Name:
Residence:
Citizenship:
Post Office Address:

Date

Name:
Residence:
Citizenship:
Post Office Address:

Date

Name:
Residence:
Citizenship:
Post Office Address:

093503 03403